Abstract-A progression of potential-induced degradation (PID) mechanisms is observed in CdTe modules, which are dependent on the stress level and moisture ingress. This includes shunting, junction degradation, and two different manifestations of series resistance. The dark I-V method for in situ characterization of P m ax based on superposition was adapted for the thin-film modules undergoing PID in view of the degradation mechanisms observed. An exponential model based on module temperature and relative humidity (RH) was fit to the PID rate for multiple stress levels in chamber tests and validated by predicting the observed degradation of the module type in the field.
I. INTRODUCTION
I N-SITU monitoring using dark I-V (DIV) curve measurements on modules undergoing stress testing in environmental chambers has proven useful for achieving rapid, semicontinuous data collection on a greater number of crystalline Si PV modules [1] . Commercial laboratories have since shown interest in providing such in situ DIV monitoring and analysis to customers [2] .
Potential-induced degradation (PID) mechanisms in thin-film modules are just starting to be clarified. Power degradation by PID has been observed in the field for both CIGS and CdTe modules [3] , [4] . Shunting degradation involving the CdS layer [5] and mechanisms-including series resistance in the ZnO layer by substitutional Na [6] and bar-graphing-type corrosion of the transparent conductive oxide (TCO)-have been observed [7] in CIGS and a-Si modules. In CdTe modules, Na transport Manuscript received May 20, 2016 ) shunting → recovery → series resistance 25°C, 95%, -1000 V (Al Foil) shunting 25°C, 10%, -1000 V (Al Foil) series resistance, minor shunting into laser scribes has caused shunt resistance decrease [8] . TCO corrosion has also been observed in CdTe modules [7] . Considering the various PID mechanisms in thin-film modules, we seek to clarify how in situ DIV characterization may be applied. Using high-resolution degradation curves obtained as a function of time obtained with the DIV measurements, we apply an exponential model to the power degradation rate. The model is then applied to predict the PID rate in the field for the module-type degrading by shunting.
II. EXPERIMENT
An experiment was designed to understand the effects of temperature and relative humidity (RH) on the degradation rate and mechanisms of a commercial CdTe module type with stress conditions shown in Table I . Stress with applied voltage bias of -1000 V to the shorted leads of the module was applied for periods of 1000 h or greater. There was one module run per condition except for the 85°C, 85%, -1000 V condition, for which the behavior was qualitatively duplicated with a second module. Through the experimental design, it was anticipated that a continuous function could describe in aggregate each degradation rate datum for the various conditions.
Testing at elevated temperatures was performed to accelerate degradation such as thermally activated electric field-driven drift of Na + through glass, a factor in most PID processes. Noncondensing humidity is a factor that provides increased conductivity on the module surface. This was applied in testing because moisture is a factor in the natural environment participating in electrochemical corrosion and it is a required reactant in the TCO corrosion-type PID mechanism [9] . Also, when moisture diffuses into the module packaging into an encapsulant layer, the conductivity of the encapsulant frequently increases [10] .
Modules in test were held by four manufacture-specified edge clips with rubber grips that provide a small contact area and increased clearance distance from active cell circuit to ground resulting in a higher resistive path for current transfer. Several replicas were also tested with grounded Al foil on both front and back surfaces with rubber mats to provide weight to achieve conductivity on all surfaces of the module, with and without humidity added, to determine how degradation manifests itself under such testing.
Several candidate methods to handle metastabilities of thinfilm modules exist, such as applying dark forward bias current during the course of testing, which may itself cause degradation [7] , and light soaking before and after chamber testing [11] , during which time recovery of PID may also be inadvertently included in some thin-film module types [5] . So that we could make metastability changes negligible during the course of the PID stress testing, we chose to first perform thermal annealing of all modules at 85°C in a dark environmental chamber, the maximum stress temperature applied in this experiment, until a repeatable state was achieved for all modules [12] . This was followed by holding the module at the eventual PID test temperature, which varied from module to module, until the electrical characteristics were again measured to be stable. When stable, the prescribed PID stress was applied (see Table I ). Metastability may still have caused the I-V curve parameters to vary slightly when we briefly removed modules for flash testing for the DIV method development.
DIV curves were measured in situ in the environmental chamber. The DIV curves are used to obtain P max by transposing the DIV curve from the first to the fourth quadrant by an amount equal to the short-circuit current I sc measured at 1000 and 200 W/m 2 [13] , hereafter referred to as STC and low light, respectively. For degradation by PID shunting in crystalline silicon modules, the STC P max degradation curve can be obtained from the DIV-estimated P max determined at the stress temperature by scaling it according to the STC P max obtained by flash testing at the end of test [14] . A universally applicable method for evaluating the power loss of crystalline silicon PV modules based on superposition, I-V curve slope at high current, and adjustments for first diode parameters made using the flash test I-V curve at the end of stress testing has also been developed for modules undergoing thermal cycling and mechanical loading stress [15] .
In this paper, we first examine the degradation modes seen in the thin-film modules. In view of these, we determine how to adapt the DIV technique, previously only applied to crystalline silicon modules, to monitor CdTe module power degradation in situ. Two-diode model fitting of the DIV curves is also used to understand the observed degradation [14] , [16] . The observed time to 5% (relative) degradation is fit with an exponential model which, in turn, is used to predict the degradation rate of fielded modules under the PID stress in Florida, USA.
III. RESULTS AND DISCUSSION
The modules were PID stressed after preconditioning at 85°C to achieve a repeatable state in the dark. During preconditioning, the CdTe module primarily showed an improvement in V oc . Shunt resistance, second diode ideality factor (n 2 ) and pre-exponential I o2 for the module stressed at 60°C, 85% RH, -1000 V. The drop and rise seen in n 2 and I o2 at around 150 h of stress may be associated with the dominance of low shunt in the DIV curves and be an artifact. Second diode parameters dominate the DIV curve over most of the stress test such that first diode parameters are not extracted.
(median of 6%) as was previously reported for a number of commercial CdTe modules [17] .
Determination of P max from DIV curves using the procedure discussed in [14] for a module stressed at 72°C, 95% RH, -1000 V is shown in Fig 1(a) . As per the procedure, the P max obtained from superposition at the stress temperature is scaled proportionally to the degradation exhibited, and matched to the end of test P max that was determined by flash testing. It is seen that the initial transient degradation followed by recovery in the first 500 h of test does not match the interim flash test results also shown on the plot.
Shunting and a rapid rise in second diode parameters (ideality factor n 2 and pre-exponential I o2 ) dominate for the first part of the stress test as determined by two-diode model curve fitting (see Fig. 2 ). Over the course of stress testing, I sc was found to degrade 9% with modestly rising series resistance; V oc was nearly unchanged. For moderate extents of PID in crystalline silicon cells or modules, I sc can usually be assumed constant. On the other hand, these changing parameters in the CdTe module required linearly adjusting DIV-determined P max based on intermediate flash test data. For the CdTe modules in this paper, we determined that performing the scaling of the DIV-determined P max at reversal points of the module power curve achieved a good match to all the flash test points.
A key finding is that the exhibited PID mechanisms strongly depend on the PID stress conditions shown in Table I . Fig. 3 compares three examples of the degradation of P max normalized to initial power obtained using DIV curves, calculated for STC and low light. PID testing in 60°C, 85% RH for 1200 h showed DIV-obtained P max degradation curves agreeing with those obtained by flash testing. Using two diode model parameter fittings of the DIV data (not shown), the two largest parameter changes are the shunt resistance, changing from 20 000 to 300 Ω and I o2 , 5.5 × 10 −6 A to 1.8 × 10 −3 A. Second diode ideality factor has also increased. V oc and I sc fell only 2% each over the stress test, indicative of relatively stable first diode (minority carrier lifetime) properties, and optics. Consequently, superposition with the DIV data yielded P max degradation directly as it does for crystalline Si modules. Consistent with PID shunting dominating the degradation, the low light power degraded much more than the STC power. The change in electroluminescence (EL) shown in Fig. 4 from the initial to final stages of test shows the development of minor series resistance and much more significant shunting at specific cell bands in the middle of the module. The shunting has been associated with Na migrating into the P1 scribe lines that cut the TCO between adjacent cells in this module type [8] . The scribes are filled with deposited CdS followed by CdTe.
At more elevated stress conditions, 72°C, 95% RH, degradation by shunting followed by recovery is seen (see Fig. 3 ). To about 100 h, this condition exhibited the most rapid degradation measured in the three modules stressed by voltage bias in damp heat in Fig. 3 , suggesting the strong influence of the higher water activity. This is followed by near recovery of the STC power; however, low light power is still degraded about 20% between 1000 and 1400 h of stress. The trend in shunting degradation and recovery is confirmed in EL images in Fig. 5 . It is speculated that Na concentration saturates, but Cu may be driven out of CdS at the shunting paths making them more resistive. Alternatively, Na may initially migrate into the CdS shunting cells. Then, as an Na depletion zone builds up in the glass, Na may be removed from the CdS layer faster than it is brought in from the glass allowing for recovery. It is also possible that the p-type dopant Na may substitute Cd to an extent in the n-type CdS, compensating carriers.
At the highest stress temperature (85°C, 85% RH), degradation followed by recovery is again seen in the low light P max data from 400 to 800 h of testing (see Fig. 3 ), but this recovery is not significant in the corresponding STC data-a change in the dominant degradation mechanism is seen here. The STC P max curve falling below the low light curve is an indicator of a recovery of shunt resistance and a relative increase in the series resistance.
The final flash test data also exhibited STC P max more degraded (associated with I 2 R losses) than at low light. By the end of the PID test, V oc (STC) is 10% lower, but I sc is lower by 44%, indicating lack of current collection because of elevated series resistance, which was confirmed by photoluminescence [18] . EL images in Fig. 6 show a consistent picture, whereby a degraded shunt resistance in the central band of cells in Fig. 6(d) after 285 h of stress is followed by shunt recovery at the end of the test in Fig. 6(f) . There are significantly degraded perimeter regions in both Fig. 6 (e) and (f). This was qualitatively repeated in a previous work under similar stress conditions [7] . This degradation suggests an additional PID mechanism. The severe series resistance increase may begin at 600 h of stress considering the rapid fall in STC power shown in Fig. 3 at that time. This is a PID mechanism because the degradation is enhanced at the edge clip locations as evident in the EL where current is concentrated, and because testing without voltage bias at 85°C, 85% RH, 1000 h yielded no degradation as seen in Fig. 3 . While the dark perimeter regions seen in EL in Fig. 6 (e) and (f) did not correspond to visible degradation (see Fig. 7 ), there was rapid and spontaneous debonding of the glass from the active CdS/CdTe layer in the region of low EL signal at the perimeter when the module was opened, while the luminescent regions remained adhered. The SnO 2 TCO used in these modules was Fig. 7 . Optical image of the top left quarter of the module area, after 85°C, 85% RH, -1000 V, 1170 h. TCO corrosion can be seen where the edge clip held that sample, but the visibly corroded areas do not correspond to and are much smaller that the dark EL region shown in the corresponding yellow box in Fig. 6(e) .
apparently degraded because the glass side exhibited no conductivity after debonding. The debonding after exposing the cells to atmosphere may be attributable to the high moisture in the laboratory environment that reacted with species (specifically, Na is suspected) that migrated to the TCO because of the PID stress, as described in [19] .
Comparing 25°C tests using foil at 10% RH and 95% RH, we observed significant shunt degradation in the module in the 95% RH environment [see Fig. 8(a) ]. However, with 10% RH, the shunting is more modest and series resistance can be seen that also contributes to the FF degradation [see Fig. 8(b) ]. Considering both modules are contacted on the surfaces by foil, we conclude that humidity may have accelerated the shunting because of moisture ingress into the laminated package. Further supporting this conclusion, TCO corrosion at the corners where the edge seal width was smallest was seen in the module at the 25°C, 95%, RH + foil condition [see Fig. 9(a) ]. Moisture diffusion calculations also indicated that moisture ingress 9 . (a) Modules stressed at 25°C, 95% RH, with foil grounding providing even electric field over the surface, for ∼1000 h duration, exhibiting TCO corrosion at corner, (1), which is the area of highest moisture ingress because of narrow, 1 mm wide, polyisobutylene-based edge seal there, (2) . (b) Modules stressed at 60°C, 85% RH, -1000 V, 550 h, exhibiting TCO corrosion at edge clip, which is the grounded area and where the electric field over the glass is highest. Moisture ingress occurs from the module corners where the edge seal is narrowest, but moisture could migrate to the area shown. Moisture and voltage potential are stress factors that work together to result in TCO corrosion. is possible in this timeframe based on the calculation method in [20] . While there was evidence of moisture ingress, levels remain low because of desiccants in the module package. TCO corrosion was not seen in the corresponding module in the 10% RH + foil condition to more than 3000 h of PID stress testing, indicating absence of moisture required for TCO corrosion, as is concluded in [19] . Based on the evidence of moisture ingress in the 25°C, 95% RH, foil, ∼1000 h condition, we can say that at Fig. 11 . Iteration of the chamber test-derived exponential model to 20-s interval data for module T and RH (surface) in Florida, and its correspondence to P m ax measured for two fielded replicas.
higher temperatures, with relative humidity 85% RH or higher, there was high likelihood of moisture ingress that participated in the degradation seen in Figs. 4-7 . These modules also exhibited extents of TCO corrosion. Degradation based on moisture depends not only on the extent of ingress, but also on the sensitivity to moisture, which can vary depending on other stress factors present such as, in this case, voltage. This is further illustrated in Fig. 9 .
Returning to the PID shunting that occurs at the start of stress, we see that the rate of degradation is promoted by temperature increase and that the rate is extremely sensitive to the elevated humidity. An exponential model for temperature T, V, and RHdependent processes was applied
where E a is the thermal activation energy; A 0 is a preexponential; B is the exponent associated with RH (RH, taken in percent); and k the Boltzmann constant, and the kT product in units of eV. The DIV-derived power degradation curves of modules summarized in Table I , excepting the 25°C, 10% RH + foil condition also shown, are fit to the model using the 5% failure level as an index for P max change (see Fig. 9 ). In this study, we found E a = 0.63 eV, A 0 = − 0.459 h, and B = 0.170. The activation energy is consistent with the range found for ionic conduction on surfaces and through soda-lime glass in high (>75%) RH regimes [21] . In Figs. 8(b) and 10 for lower RH (10%), we see the module degrade to a lesser but nonnegligible extent dominated by series resistance, not well characterized by the above humidity exponential.
Iteration of this exponential model with the derived parameters was performed using 20 s interval data for the temperature and the calculated surface RH of this CdTe module type mounted in Florida. As determined in a related study [22] ,
• C provided a useful indicator for morning dew existing on the surface (100% RH) as indicated by current transfer to ground, and was used in the exponential model applied to the modules outdoors.
The degradation predicted by the exponential model was validated by observing a match with the experimental degradation rate of this module type in the field (see Fig. 11 ), which also exhibited shunting as evidenced by significantly reduced low light performance compared to STC performance.
Success is also attributable to slow or minor thermally activated recovery in this module type when unstressed, unlike c-Si, where recovery must be considered [23] .
IV. CONCLUSION DIV curves were successfully used to semicontinuously determine P max of a CdTe thin-film module type undergoing PID by a sequence of several mechanisms, including shunting by Na ingress, recovery, TCO corrosion, and other series resistancecausing mechanisms. This was accomplished by translating the DIV curves obtained in situ during the PID stress testing to the fourth quadrant by superposition, and scaling these to the STC P max obtained by flash testing in segments along the degradation curve defined by reversal points in P max indicated from the DIV curves.
Degradation mechanisms observed depend on humidity, temperature, and grounding method. Shunting was observed with humidity at lower temperatures (25°C). At higher temperatures, shunting was followed by recovery, and then series resistance was seen. The 85°C, 85% RH, -1000 V condition produced particularly high series resistance at the module perimeter. While there was a small amount of visible TCO corrosion at the edges, the larger high series resistance area visible in EL spontaneously delaminated at the glass interface when opening the module, indicating the existence of TCO degradation that is not visually apparent. Low-humidity PID tests showed relatively reduced degradation, whereas 85°C, 85% RH testing without bias showed no degradation at all. This strongly points to synergistic effects of humidity and bias internal to the module for accelerating shunting and series resistance-type PID in the CdTe modules, as it does for TCO corrosion that has been previously reported.
An exponential model was fit to the time to 5% degradation for the samples exposed to high humidity using the semicontinuous degradation curves of P max as a function of time obtained by in situ DIV monitoring. Iteration of the exponential model with the measured module temperature and metrology data was used to accurately predict the degradation rate of two samples placed outdoors to 5% degradation.
